

DDP-24 CHARACTER CODES

OCTAL CODE	TYPEWRITER L/C	U/C	PAPER TAPE							
			8	7	6	5	4	3	2	1
00	Ø	b			o	*				
01	1					*			o	
02	2					*		o		
03	3				o	*		o	o	
04	4	:				*	o			
05	5	@			o	*	o		o	
06	6	√			o	*	o	o	o	
07	7	>				*	o	o	o	
10	8				o	*				
11	9				o	o	*			o
13	*	-			o	o	*		o	o
20	*	€			o	*				
21	/				o	o	*		o	
22	S				o	o	*		o	
23	T				o	*			o	o
24	U	=			o	o	*		o	
25	V	%			o	o	*		o	o
26	W	"			o	o	*		o	o
27	X	'			o	o	o	*	o	o
30	Y				o	o	o	*		
31	Z				o	o	o	*		o
33	,				o	o	o	*	o	o
36	tab				o	o	o	*	o	o
40	-	-			o	*				
41	J				o	o	*		*	o
42	K				o	o	*		*	o
43	L				o	*			*	o
44	M)			o	o	*		o	
45	N	*			o	*			*	o
46	O	Δ			o	*			*	o
47	P	;			o	o	*		o	o
50	Q				o	o	*		*	
51	R				o	o	o	*		o
53	S				o	o	o	*		o
54	backspace*				o	o	o	*		**
56	space				o	o	o	*		o
60	&	&			o	o	o	*		*
61	A				o	o	o	*		o
62	B				o	o	o	*		o
63	C				o	o	o	*		o
64	D	(o	o	o	*		o
65	E	□			o	o	o	*		o
66	F	/			o	o	o	*		o
67	G	<			o	o	o	*		o
70	H				o	o	o	*		*
71	I				o	o	o	o	*	o
73	.	v			o	o	o	o	*	o
74	lower shift				o	o	o	o	*	o
75	upper shift				o	o	o	o	*	o
76	car. return				o	o	o	o	*	o
77	line feed				o	o	o	o	*	o
stop	backspace*	o								*

NOTE: 1. The assembly program (DAP) will recognize the & (60₆) as a +
2. The assembly program (DAP) will recognize the line feed (77₆) as a delete

**This code can only be punched when the computer is punching the tape under program control.

*If the backspace key is depressed either on-line or off-line, a stop code will be generated; if the typewriter receives the code (54₆) either on-line or off-line, the carriage will be backspaced.

COMMONLY USED OCP ADDRESS CODES FOR STANDARD EQUIPMENT


00000	Enable both character channels (Input and Output)
00001	Enable input word channel
00002	Enable output word channel
01000	Punch stop code
02000	Typewriter input select (keyboard enabled)
02010	Typewriter output select (keyboard inhibited)
02070	Disconnect standard I/O devices
02100	Paper tape reader select
02200	Paper tape punch select

COMMONLY USED SKS ADDRESS CODES FOR STANDARD EQUIPMENT

00001	Sense switch #1
00002	Sense switch #2
00004	Sense switch #3
00010	Sense switch #4
00020	Sense switch #5
00040	Sense switch #6
00100	Parity error
00200	Improper divide indicator
00400	Overflow indicator
01000	Stop code
11000	Word output channel ready
12000	Word input channel ready
14000	Character I/O channel ready

SUMMARY OF DAP PSEU00-OPERATIONS

PSEU00-OP	DESCRIPTION	SYMBOL IN LOC	ADDRESS			
			SYMBOL	OCTAL	DECIMAL	COMPOUND
ABS	Absolute					
BCI	Binary Coded Information	X				
BES	Block Ending Symbol	X	X	X	X	X
BSS	Block Starting Symbol	X	X	X	X	X
CALL	Subroutine Linkage	X	X			
DEC	Decimal constant	X			X	
ENBI	ITC with bit 10 = 1	X	X	X	X	X
ENO	End of program					
ENOM	End of macro					
EQU	Equals	X	X	X	X	X
INAM	INA with bit 10 = 1	X	X	X	X	X
INHI	ITC with bit 10 = 0	X	X	X	X	X
LIST	Produce Listing					
MAC	Macro definition	X	X	X	X	
MOR	More tape					X
MZE	Minus Zero	X	X	X	X	X
NLST	Do Not Produce Listing					
NTRY	Subroutine Entry		X			
OCT	Octal Constant	X		X		
ORG	Program Origin	X	X	X	X	X
OTAM	OTA with bit 10 = 1	X	X	X	X	X
PZE	Plus Zero	X	X	X	X	X
REL	Relocatable					
RTRN	Subroutine Exit	X	X			X
SWT	Sense Switch Test	X	X	X	X	X



PROGRAMMER'S REFERENCE CARD



OP-CODE OCTAL MNEMONIC		INSTRUCTION	EXECUTION TIME (μs)	OP-CODE MNEMONIC OCTAL		FUNCTION	X I O'F			OP-CODE MNEMONIC OCTAL		FUNCTION	X I O'F		
00	HLT	Halt	5	LOAD & STORE	CRA 60	0 → (A)				JMP 74		Jump to EA	P	P	
02	XEC	Execute	5+		IAB 57	(A) ↔ (B)				JOF 73		Jump to EA, if overflow indicator set; reset overflow indicator	P	P	
03	STB	Store B	10		LDA 24	(EA) → (A)	P	P		JPL 70		Jump to EA, if sign of (A) is +	P	P	
04	STC	Store Command Portion of A	10		LDB 23	(EA) → (B)	P	P		JRT 25		Jump to location specified by (EA) ₁₀₋₂₄ restore Interrupt	P	P	
05	STA	Store A	10		STA 05	(A) → (EA)	P	P		JST 27		Jump to EA + 1 and store location in (EA) ₁₀₋₂₄	P	P	
06	STD	Store Address Portion of A	10		STB 03	(B) → (EA)	P	P		JZE 71		Jump to EA, if (A) = ±0	P	P	
07	INM	Input to Memory	10		STC 04	(A) ₁₋₉ → (EA) ₁₋₉	P	P		SKG 12		Skip next instruction, if (A) > (EA)	P	P	
10	ADD	Add	10		STD 06	(A) ₁₀₋₂₄ → (EA) ₁₀₋₂₄	P	P		SKN 13		Skip next instruction, if (A) ≠ (EA)	P	P	
11	SUB	Subtract	10		TAB 55	(A) → (B)									
12	SKG	Skip if A Greater	10-12												
13	SKN	Skip if A Not Equal	10-12	ARITHMETIC											
15	ANA	AND to A	10		ADD 10	(A) + (EA) → (A)	P	P	P	ADX** 54		(X) + (EA) ₁₀₋₂₄ → (X)	R	P	
16	ORA	OR to A	10		ADM 20	(A) + I(EA)I → (A)	P	P	P	IRX 67		(EA) ₁₀₋₂₄ + 1 → (EA) ₁₀₋₂₄ and (X), See Manual	P	P	
17	ERA	Exclusive OR to A	10		BCD* 36	(EA) BCD → (A) Binary	P	P		JIX 72		Jump to EA, if (X) ≠ 0	R	P	
20	ADM	Add Magnitude	10		BIN* 37	(EA) Binary → (B) BCD	P	P	P	JXI 75		(X) + 1 → (X), Jump to EA, if resultant (X) ≠ 0	R	P	
21	SBM	Subtract Magnitude	10		DIV 35	(A, B) / (EA) → (quotient to B, remainder to A)	P	P	P	LDX** 56		(EA) ₁₀₋₂₄ → (X)	R	P	
22	OTM	Output from Memory	10		MPY 34	(B) X (EA) → (A, B)	P	P		STX 66		(X) → (EA) ₁₀₋₂₄	R	P	
23	LDB	Load B	10		RND 62	(A) + 1 → (A), if (B) ₂ =1			P	TAX 63		(A) ₁₀₋₂₄ → (X)	R		
24	LDA	Load A	10		SBM 21	(A) - I(EA)I → (A)	P	P	P						
25	JRT	Jump Return	10		SMP 30	See Manual	P	P	P						
27	JST	Jump and Store Location	10	LOGICAL	SUB 11	(A) - (EA) → (A)	P	P	P	DMB 32		Dump memory starting at EA, See Manual	R	P	
30	SMP	Step Multiple Precision	10							FMB 31		Load memory starting at EA, See Manual	R	P	
31	FMB	Fill Memory Block	variable							INA** 52		Input → (A), according to mask in (EA), See Manual	P	P	
32	DMB	Dump Memory Block	variable		ANA 15	(A) AND (EA) → (A)	P	P		INM 07		Input → (EA)	P	P	
34	MPY	Multiply	31		ERA 17	(A) Exclusive OR (EA) → (A)	P	P		ITC** 51		Inhibit or enable interrupt, according to mask in (EA)	P	P	
35	DIV	Divide	33		ORA 16	(A) OR (EA) → (A)	P	P		OCP** 53		Select I/O, according to mask in (EA)	P	P	
36*	BCD*	BCD to Binary Conversion*	33							OTA** 50		(A) → Output, according to mask in (EA), See Manual	P	P	
37*	BIN*	Binary to BCD Conversion*	33							OTM 22		(EA) → Output	P	P	
40	ARS	A Right Shift	5+n	SHIFT						SKS** 61		Skip next instruction, if sense line not set; sense line specified by (EA)	P	P	
41	ALS	A Left Shift	5+n		ALS** 41	Shift (A) ₂₋₂₄ left, positions specified by (EA) ₁₉₋₂₄	P	P		HLT 00		Stop computer operation until start button pressed			
42	LRR	Long Right Rotate	5+n		ARS** 40	Shift (A) ₂₋₂₄ right, positions specified by (EA) ₁₉₋₂₄	P	P		NOP 77		Perform no operation			
43	LLR	Long Left Rotate	5+n		LGL** 47	Shift (A) ₁₋₂₄ left, positions specified by (EA) ₁₉₋₂₄	P	P		XEC 02		Execute instruction at EA	P	P	
44	LRS	Long Right Shift	5+n		LLR** 43	Rotate (A, B) ₁₋₂₄ left, positions specified by (EA) ₁₉₋₂₄	P	P							
45	LLS	Long Left Shift	5+n		LLS** 45	Shift (A, B) ₂₋₂₄ left, positions specified by (EA) ₁₉₋₂₄	P	P							
46	NRM	Normalize	5+n		LRR* 42	Rotate (A, B) ₁₋₂₄ right, positions specified by (EA) ₁₉₋₂₄	P	P							
47	LGL	Logical Left Shift	5+n		LRS** 44	Shift (A, B) ₂₋₂₄ right, positions specified by (EA) ₁₉₋₂₄	P	P							
50	OTA	Output from A	5		NRM 46	Shift (A, B) ₂₋₂₄ left until (A) ₂ =1, See Manual	P								
51	ITC	Interrupt Control	5		SCL** 65	Shift (A, B) ₂₋₂₄ left and decrement index register, positions specified by (EA) ₁₉₋₂₄	R	P							
52	INA	Input to A	5	SHIFT	SCR** 64	Shift (A, B) ₂₋₂₄ right and increment index register, positions specified by (EA) ₁₉₋₂₄	R	P							
53	OCP	Output Control Pulse	5												
54	ADX	Add to Index	5												
55	TAB	Transfer A to B	5												
56	LDX	Load Index	5												
57	IAB	Interchange A and B	10												
60	CRA	Clear A	5												
61	SKS	Skip if Sense Line Not Set	5												
62	RND	Round A	6												
63	TAX	Transfer A to Index	5												
64	SCR	Scale Right	5+n												
65	SCL	Scale Left	5+n												
66	STX	Store Index	10												
67	IRX	Increment, Replace, and Load Index	14												
70	JPL	Jump if A Plus	6												
71	JZE	Jump if A Zero	5												
72	JIX	Jump on Index	5												
73	JOF	Jump on Overflow	5												
74	JMP	Unconditional Jump	5												
75	JXI	Jump on Index Incremented	7												
77	NOP	No Operation	5												

*OPTIONAL

X = Indexable
I = Indirectly Addressable

O'F = Overflow possible

* Optional

** If indirect address not specified (I = 0), address portion of instruction is effective operand

P = Possible

R = Required

(P) = Improper divide possible

**If indirect address not specified (I = 0), address portion of instruction is effective operand.

WORD FORMATS

